ABSTRACT
INTRODUCTION
In applications such as wireless communication, digital video and audio requires cost-effective data converters that can achieve higher speed or conversion rate and resolution. A wide range of digital-to-analog converter (DAC) exists, each has its own advantages. The DAC can be categorized into Binary weighted DAC, R2R ladder DAC, Segmented DAC, Current-steering DAC. Binary weighted DAC, R2R ladder DAC, Segmented DAC has disadvantages of medium conversion rate. The current-steering DACs can achieve high conversion rate and thus are used in high frequency signals. This type is called current-steering DAC since it uses current throughout the conversion as compared to other DACs where a voltage is converted into current which is then used to generate voltage at the output. Current-steering type of DACs requires precision current sources that are summed in various fashions. Current-steering DACs have one advantage of high current drive inherent in the system and, since output buffers are not required to drive resistive load this DACs are used in high speed applications. There are two types of currentsteering DACs first type requires a set of current sources each of unit value of current I, i.e. for Nbit 2 N -1 current sources are required, second type is called current-steering DAC with binary weighted current sources, as the name specifies current sources are binary weighted and for N-bit N current sources of various sizes are required. The first type of current-steering DAC requires digital input in the form of thermometer code, on the other hand in second type current-sources are binary weighted thus input code can be a simple binary number. In thermometer code there will be all ones from Least Significant Bit (LSB) up to the jth bit for digital input M j and all other bits above it are zero. It is named as thermometer code since code changes from all once to all zero resembling to a thermometer. Figure 1 shows the overview of current steering DAC. There are three types of current steering DACs Binary, Uniary and segmented [1] . The scheme of current cells used in these types of current steering DAC is shown in figure 1 . In binary current steering scheme, four single current cells are used with value I, 2I, 4I and 8I. The advantage of binary current steering scheme are Figure 1 . Overview of current steering DAC.
power consumption is less, area occupied is less and complexity of design is less. In uniary type current steering DAC, for I one current cell is used for 2I two current cells are used for 4I four current cell are used and for 8I eight current cells are used. The advantage of uniary type of current steering DAC is that its output has monotonicity, good DNL and less glitch. In segmented type of current steering DAC it has single current cell for I and 2I, four and eight current cells for 4I and 8I respectively. The advantage of segmented current steering DAC is advantage of both binary and uniay type current steering DAC. 
. The P j [k] signal has value of either (+1) or Figure 3 . NRZ output waveform of a current-steering DAC.
Dynamic performance specification of DAC are expressed in terms of conversion rate and input signal frequency. DAC static linearity, specified as Integral Non-linearity (INL) and Differential Non-linearity (DNL), is determined by matching of I u among different current cells and the output resistances of the I u current sources. However with ideal I u dynamic non-linearity still occurs. It is calculated as Spurious Free Dynamic Range (SFDR), which is ratio of the analog signal power to the power of the strongest distortion component within a certain frequency band. SFDR degradation is calculated in the V o output spectrum when the M i [k] is a single tone sine wave. The SFDR decreases rapidly with increasing input frequency. The sources of dynamic non-linearity in current-steering DAC are numerous and complex, including code dependent switching transients [1] , [2] and the capacitive output impedance of the current cells [3] , [4] , [5] .
The return to zero (NRZ) technique has been proposed to improve the DAC dynamic performance [1] , [9] , [10] . These technique adds an buffer between output load and current switches and executes current-switching operation in the zero phase. Also DAC dynamic performance can be improved by making switching transients uncorrelated with the input sequence by modifying the current-switching operation [6] , [7] , [8] .
In this brief, Digital Random Return to Zero (DRRZ) technique has been proposed to mitigate the effect of switching transients on the DAC performance [11] . To demonstrate the proposed technique an 8-bit 1.6 Gs/S current-steering DAC layout has been designed. The rest of this brief is organized as follows, section 2 introduces the DRRZ scheme. Section 3 shows the results and comparison. Section 4 draws conclusions. Analog Return-to-Zero (ARZ) scheme has been used to hide the switching transients from the output [1] , [9] , [10] . Figure 4 shows the V o waveform of the ARZ operation with reference to CK and input signal M i [k] . When CK is high, the DAC is in the data phase and when CK is low, the DAC is in the zero phase. In the data phase analog output V o is generated by setting up the current switches corresponding to input M i [k] . In the zero phase, output V o is forced to zero by current switches added at the output nodes V o1 and V o2 . The current switches in the DAC are switched to reflect the next input M i [k+1] during the zero phase. Thus switching transients do not appear in V o to contribute dynamic distortion.
DRRZ SCHEME
However, in case of Digital Return-to-Zero (DRZ) setup switching transients appear in V o . Consider the jth current cell. Figure 5 illustrates the switching behavior of current cell corresponding to P j . When CK is high, The proposed DRRZ technique randomizes the switching transients appearing in DRZ. In this scheme, the switch controls P j [k] . Consider the jth current cell and the operation sequence shown in the figure 5. When CK is high P j = P j [k] is determined by the input M i [k] . When CK is low, P j = A j [k] becomes a binary random variable, which has a value of either (+1) or (-1). In figure 5 , P j [1] =+1 and P j [2] =+1 have the same value, thus switching transition occurs only if A j [1] = -1 else there will be no switching transition during the N [1] period. Figure 7 shows the schematic of a current cell. MOSFET P1 and P2 form the cascade current source. MOSFETs P3 and P4 function as current switches. The current source is operated at 2.5 V supply. MOSFET N1-N8 and two inverters form a level-sensitive MUX latch. When CK is high, the P j [k] signal from encoder is loaded into the latch. When CK is low, A j [k] signal from PRNG is loaded into the latch. For example when CK is high, and if P j [k] = 0 then current switch N4 will be ON and if P j [k] = 1 then current switch P3 will be ON. The whole MUX-latch operates under 1.2 V supply. 
RESULTS AND COMPARISON
The DAC is prepared in standard 90-nm CMOS technology. The prepared layout for the same is shown in figure 8 . The experimental result are found out to be better as compared to work published in paper [11] . The output waveform for input of 00001011 is shown in figure 9 . There is reduction in power consumption and area occupied, power consumption is 57 mW and DAC core area is 5598 (µm) 2 . The complete DAC performance is shown in Table 1 . 
CONCLUSIONS
A CMOS 8-bit binary type current steering DAC is presented to demonstrate the proposed DRRZ technique. This technique requires less power consumption and small overhead in digital circuits.
